1.
DiseƱo De Un Controlador De Memorias DRAM En VHDL. ELECUNMSM [Internet]. 2001 Dec. 31 [cited 2024 May 3];(7):59-84. Available from: https://revistasinvestigacion.unmsm.edu.pe/index.php/electron/article/view/4083