Tutorial Del Lenguaje VHDL

Abstract

This paper tries to diffuse the basic knowledge of the language VHDL (Very HIgh Speed Integrated Circuit Hardware Description LAnguage) designed for the description and synthesis of digital systems. It decreases the complex logical circuits, machines of states and diagram of flows to a simple and readable code that can also be compiled and used as bookstore for any other project.