SIMULATION OF MEMORY CACHE
DOI:
https://doi.org/10.15381/idata.v6i2.6031Keywords:
Cache memory, RAM memory, Uniform distribution, Average access time.Abstract
This article presents a program simulating the Cache Memory, by considering the system's success percentage and average access time.The program finds the Cache Memory's optimal size with regard to the RAM Memory size, which can be used as a valid criterion in designing both kinds of Memory within a computer.
Downloads
Downloads
Published
Issue
Section
License
Copyright (c) 2003 Edgar Ruiz L., Eduardo Raffo L.
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
AUTHORS RETAIN THEIR RIGHTS:
a. Authors retain their trade mark rights and patent, and also on any process or procedure described in the article.
b. Authors retain their right to share, copy, distribute, perform and publicly communicate their article (eg, to place their article in an institutional repository or publish it in a book), with an acknowledgment of its initial publication in the INDUSTRIAL DATA.
c. Authors retain theirs right to make a subsequent publication of their work, to use the article or any part thereof (eg a compilation of his papers, lecture notes, thesis, or a book), always indicating the source of publication (the originator of the work, journal, volume, number and date).
